

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau




(43) International Publication Date
2 May 2002 (02.05.2002)

PCT

(10) International Publication Number
WO 02/35692 A1

- (51) International Patent Classification⁷: **H02M 3/335** (72) Inventors: **SMIDT, Pieter, J., M.**; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). **DUERBAUM, Thomas**; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
- (21) International Application Number: PCT/EP01/11970
- (22) International Filing Date: 16 October 2001 (16.10.2001) (74) Agent: **RAAP, Adriaan, Y.**; Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
- (25) Filing Language: English (81) Designated States (*national*): CN, JP, KR.
- (26) Publication Language: English (84) Designated States (*regional*): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).
- (30) Priority Data:
00203795.0 27 October 2000 (27.10.2000) EP
- (71) Applicant (*for AT, BE, CH, CN, CY, DK, ES, FI, FR, GB, GR, IE, IT, JP, KR, LU, MC, NL, PT, SE, TR only*): **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- (71) Applicant (*for DE only*): **PHILIPS CORPORATE INTELLECTUAL PROPERTY GMBH** [DE/DE]; Habsburgerallee 11, 52064 Aachen (DE).
- Published:
— with international search report
— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments
— entirely in electronic form (except for this front page) and available upon request from the International Bureau
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: CONVERTER CONTROL



(57) Abstract: A buck converter, boost converter or flyback converter is generally represented as a two-port having a primary side with a primary switching device (10; 38; 70; 98; 110), and a secondary side with a secondary switching device (20; 50; 80; 106). The primary switching device is controlled in such a way that the on-time is adapted to the voltage at the primary side of the converter. The relation between the on-time of the primary switching device and the primary voltage is a generally hyperbolic function.

WO 02/35692 A1

The present invention relates to a converter for converting a primary voltage supplied to a primary port to a secondary voltage supplied to a secondary port, the converter comprising a primary switching device connected in series with the primary port, a secondary switching device connected in series with the secondary port, primary switching control means for controlling the switching of the primary switching device, and secondary switching control means for controlling the switching of the secondary switching device. The converter may be used in AC-DC and DC-DC power conversion, in particular in the lower power range such as for, but not restricted to, universal power supplies. The invention also relates to a control method for such a converter, and to a control circuit for implementing the control method. The invention further relates to a display apparatus comprising such a converter.

In converter applications which have to deal with a wide input voltage variation, for example, in a range of 50-400 V, the conduction time of the primary switching device at the primary port of the converter has to be chosen in such a way that an energy transfer which is high enough is ensured, even for the lowest primary voltage. If a fixed conduction time of the primary switching device is used, as e.g. disclosed in EP-A-0,336,725, extremely high currents result for higher primary voltages, leading to high current ratings, high RMS losses, and to a large amount of circulating energy in the converter.

As an example, a bidirectional flyback converter is described in more detail. US-A-3,986,097 and EP-A-0,013,332 disclose power train structures of a bidirectional flyback converter.

In general, a bidirectional flyback converter comprises a transformer having a primary winding and a secondary winding, a primary switching device coupled in series with the primary transformer winding, and a secondary switching device coupled in series with the secondary transformer winding. If it is assumed that all circuit elements are ideal (no parasitic, leakage or stray inductances, no parasitic capacitances), the operation of the converter basically has two modes: a conduction mode at the primary side of the transformer

and a conduction mode at the secondary side of the transformer. Both modes can be divided into two submodes: during a first time period of each conduction mode, energy is delivered to the associated side, while during a second time period of each conduction mode, energy to be delivered to the other side is stored in the transformer. During said first time period, the current can flow either through a diode coupled in parallel with the switching device, or through the switching device itself if it is bi-directional. The switching device can be switched on during said first time period under zero voltage condition.

In a bi-directional flyback converter, power may flow from a primary side to a secondary side but also in the reverse direction. The secondary side may be controlled to reflect excessive power to the primary side, which allows for a regulation of an output voltage or an output current at the secondary side. The primary side may be controlled to provide enough energy to the secondary side.

Prior art flyback converters suffer from one or more of the following problems: high switching losses, necessity of an isolated feedback (at least when an accurate control is mandatory), difficult no-load control, and low efficiency due to losses in the output rectifier in the case of low output voltages.

It is an object of the invention to lower the switching losses for a converter, allowing for higher switching frequencies and/or smaller designs.

According to the present invention, this object is achieved in a converter control method which is characterized as defined in claim 1, a converter which is characterized as defined in claim 5, and a control circuit for a converter which is characterized as defined in to claim 13.

In the converter according to the invention, variations of the input voltage are controlled at the primary switching device, while load regulation takes place at the secondary switching device.

The control according to the invention allows for a relatively low amount of circulating energy that results in a good partial load efficiency of the converter. In the case of no-load, the power dissipation can be made small at a finite switching frequency.

Under steady state of the bi-directional converter, a certain minimum amount of energy is reflected back to the primary side. Under no-load condition the secondary side controller will reflect the complete energy (minus the energy dissipated during one cycle through the transformer) transferred from the primary. The energy transfer from and to the

secondary side needs a certain time span. Thus the converter is regulated at a finite frequency. The primary side control in accordance with the invention adjusts the amount of excessive energy by adapting the on-time in dependence of the input voltage. This results in a better part load efficiency for input voltages.

5 A further aspect of the invention provides a display apparatus comprising a converter as defined in claim 13.

Other claims, features and advantages of the invention will be apparent clear from the following description of the appended drawings showing a non-limiting embodiment, in which:

10 Figure 1 is a schematical diagram of a first type of a converter according to the invention;

Figure 2 is a schematical diagram of a second type of a converter according to the invention;

15 Figure 3 is a schematical diagram of a third type of a converter according to the invention;

Figure 4 is a schematical diagram of a mains isolated variant of the converter of Figure 3;

Figure 5 illustrates an embodiment of a switching control circuit;

20 Figure 6 shows a graph depicting the relation between the load and the peak current of the converter according to the invention;

Figure 7 shows a graph depicting the relation between the load and the circulating power of the converter according to the invention;

Figure 8 shows a graph depicting a relation between a primary voltage and the on-time of the primary switch, and

25 Figure 9 shows a display apparatus comprising the converter.

In the different Figures, identical reference numerals relate to identical components or components having an identical function.

30 Figure 1 is a general diagram of a buck converter comprising a primary port 2 and a secondary port 4. A terminal of the primary port 2 is coupled with a first parallel arrangement of a capacitor 6 (possibly intrinsic or parasitic, e.g. inherent in one or more of the other circuit elements, such as switches), a diode 8, and a primary switch 10. The closing and opening of the primary switch 10 is controlled by a primary switch control circuit 12 to

be illustrated and discussed in more detail below. A terminal of the secondary port 4 is coupled with an inductor 14. A second parallel arrangement of a (possibly parasitic or intrinsic) capacitor 16, a diode 18, and a secondary switch 20 is coupled with the first parallel arrangement and the inductor 14. The closing and opening of the secondary switch 20 is controlled by a secondary switch control circuit 22 to be illustrated and discussed in more detail below. Furthermore, the second parallel arrangement is coupled with a common terminal of the primary port 2 and the secondary port 4.

Figure 2 is a general diagram of a boost converter comprising a primary port 32, and a secondary port 34. A terminal of the primary port 32 is coupled with an inductor 36. The side of the inductor 36 facing away from the primary port 32 is coupled with a first parallel arrangement of a (possibly parasitic or intrinsic) capacitor 38, a diode 40, and a primary switch 42. The closing and opening of the primary switch 42 is controlled by a primary switch control circuit 44 to be illustrated and discussed in more detail below. A second parallel arrangement of a (possibly parasitic or intrinsic) capacitor 46, a diode 48, and a secondary switch 50 is coupled with the first parallel arrangement, the inductor 36, and a terminal of the secondary port 34. The closing and opening of the secondary switch 50 is controlled by a secondary switch control circuit 52 to be illustrated and discussed in more detail below. Furthermore, the first parallel arrangement is coupled with a common terminal of the primary port 32 and the secondary port 34.

Figure 3 is a general diagram of a flyback converter comprising a primary port 62 and a secondary port 64. A terminal of the primary port 62 is coupled with a first parallel arrangement of a (possibly parasitic or intrinsic) capacitor 66, a diode 68, and a primary switch 70. The closing and opening of the primary switch 70 is controlled by a primary switch control circuit 72 to be illustrated and discussed in more detail below. A terminal of the secondary port 64 is coupled with a second parallel arrangement of a (possibly parasitic or intrinsic) capacitor 76, a diode 78, and a secondary switch 80. The closing and opening of the secondary switch 80 is controlled by a secondary switch control circuit 82 to be illustrated and discussed in more detail below. The first parallel arrangement and the second parallel arrangement are coupled with an inductor 84, the opposite side of which is coupled with a common terminal of the primary port 62 and the secondary port 64.

Figure 4 is a general diagram of a bidirectional flyback converter comprising a primary port 90 and a secondary port 92. A terminal of the primary port is coupled with a primary winding 94 of a transformer 96. The primary winding 94 is connected in series with a parallel arrangement of a diode 196 and a primary switch 98. The closing and opening of

the primary switch 98 is controlled by a primary switch control circuit 100 to be illustrated and discussed in more detail below. A terminal of the secondary port is coupled with a secondary winding 102 of the transformer 96. The secondary winding 102 is connected in series with a parallel arrangement of a diode 104 and a secondary switch 106. The closing and opening of the secondary switch 106 is controlled by a secondary switch control circuit 108 to be illustrated and discussed in more detail below. In a practical embodiment, the switches 98 and 106 may each be implemented as a MOSFET, in which the diodes 106 and 104, respectively, may be intrinsic. The MOSFET may also have an intrinsic capacitance.

In the converters shown in Figures 1 to 4, the primary voltage U_p applied to the primary ports 2, 32, 62 and 90 is used as an input control variable to the primary switch control circuits 12, 44, 72 and 100, respectively, whereas the secondary voltage U_s and secondary current I_s applied to the secondary ports 4, 34, 64 and 92 are used as input control variables to the second switch control circuits 22, 52, 82 and 108, respectively. As illustrated in more detail in Figure 5, the primary voltage is compared with a corresponding reference value. The resulting error signal is used to control the on-time of the primary switch for controlling the primary voltage.

The secondary voltage U_s and the secondary current I_s are compared with corresponding reference values. The resulting error signal is used to control the on-time of the secondary switch to set the amount of secondary power for load regulation. The amount of secondary power can be determined either by controlling the negative peak current or the forward conduction time of the active switch. The derivation of the control value from the error can be done by conventional techniques, e.g. by means of an error amplifier with PI-characteristics.

An additional signal indicating that the diode associated with a switch is conducting, allows the active switch to be switched on under a zero voltage condition. The additional signal may be derived either from the voltage across the parallel combination of the active switch and the associated diode, or from the current through the combination. The additional signal can be derived by conventional methods.

In Figure 4, use of a dead time between the control signals for the two switches together with the correct direction of the transformer currents results in zero voltage switching. Losses associated with the switching are thus eliminated almost completely.

Figure 5 shows a part of a bidirectional flyback converter, comprising the transformer 96 with the primary winding 94. The circuitry coupled with the secondary winding 102 of the transformer 96 is omitted from Figure 5. In Figure 5, the primary switch

control circuit 100, indicated by dashed lines, is shown in detail. A primary switching device 110 embodied as a MOSFET (including an intrinsic anti-parallel diode) is coupled in series with the primary winding 94 of the transformer 96. A switching control input or gate of the MOSFET 110 is coupled with an output of a driver 112 for switching the MOSFET 110 on and off. The driver 112, which is known per se and is therefore not shown in greater detail, has an input coupled to an output O of a flip-flop device 114. A reset input R of the flip-flop device 114 is coupled to an output of a comparator 116 to which a reference voltage U_{ref} is supplied. The voltage U_{ref} in the comparator 116 is compared with a voltage U_c obtained from a series connection of a resistor 118 and a capacitor 120 across the input of the primary port 122 of the converter. A bypass switch 124 is coupled in parallel with the capacitor 120, and is switched on and off by an inverted output signal O_{inv} from the flip-flop device 114. The components 112 to 120, 124 form the primary switch control circuit 100 for the primary switching device 110.

The primary switch control circuit 100 operates as follows. A start primary stroke is supplied to a set input S of the flip-flop device 114. Thus, the flip-flop device is set, and the primary switching device 110 is switched on through the driver 112. At the same time, the bypass switch 124 is opened. Consequently, the voltage across the capacitor 120 will rise to the value U_{ref} . The comparator 116 will then reset the flip-flop device 114 through the input R thereof, and consequently open the primary switching device 110 (end of primary stroke), close the bypass switch 124, and keep the bypass switch closed for discharging the capacitor 120 until the next primary stroke start. The on-time T_{on} of the primary switching device follows approximately from the equation:

$$T_{on} = R \cdot C \cdot U_{ref} / U_p$$

in which: R = resistor value in Ω [ohm]
 C = capacitor value in F [farad]

The control circuitry 112 to 120, 124 may be either discrete or integrated.

Fig. 6 shows in bold lines a positive peak current I_{peak} , and in normal lines a negative peak current I_{peak} for a specific converter under different load conditions between 0 and 100%, where the dotted line indicates values at a minimum primary voltage U_p , the solid lines indicate values at a nominal primary voltage U_p , and the dashed lines indicate values at a maximum primary voltage U_p .

Fig. 7 shows the circulating energy P_{cir} for a specific converter under different load conditions between 0 and 100%, where the dotted line indicates values at a minimum primary voltage U_p , the solid line indicates values at a nominal primary voltage U_p , and the dashed line indicates values at a maximum primary voltage U_p .

Figures 7 and 8 clearly illustrate the advantages of the control method according to the invention. For all primary voltages, the negative peak current is adjusted to the same value in the case of a maximum load. Therefore, the peak current as well as the circulating energy are minimized, which leads to a much more efficient and cost-effective converter with respect to the prior art.

Fig. 8 shows the normalized on-time T_{on} for a certain application under different primary voltages U_p in an ideal case (hyperbolic curve). However, any decaying function between the depicted curve and a horizontal line intersecting the value 1 of the normalised T_{on} will be an improvement with respect to the prior art.

Different possibilities are available to obtain the control method according to the present invention. Instead of the analog solution explained in Figure 5, in a digital implementation the primary voltage U_p can also be converted into a digital value, which is compared with a look-up table representing the curve shown in Fig. 9. Then, the corresponding T_{on} can be selected, and a counter can be started to count down with the gate turn-on signal obtained by a demagnetization signal. After the counter reaches zero, the switching device is turned off, and the counter is reloaded with a new updated value.

Thus, according to the present invention, a converter is controlled in such a way that the on-time of the switching device at the primary side of the converter is controlled in dependence upon the voltage applied at the primary port of the converter, the on-time generally decreasing at increasing primary voltages. In this way, a good partial load efficiency of the converter is obtained, while at no-load the dissipation is small at a finite switching frequency. Further miniaturization of the converter is possible.

Fig. 9 shows a display apparatus with a converter 200, a processing stage 203 and a display device 205.

The converter has a primary port 201 receiving the primary voltage (for example, the rectified mains voltage) and a secondary port 202 supplying the secondary voltage.

The processing stage 203 receives video input signals 206 (for example, RGB+ synchronizing signal, or a composite video signal), and the secondary voltage which is a power supply voltage. to supply drive signals 204 to the display device.

The display device 205 (for example, a Cathode Ray Tube, or a matrix display device such as a Liquid Crystal Display) shows a picture corresponding to the video input signals 206.

CLAIMS:

1. A method of controlling the conversion of a primary voltage supplied to a primary port (2; 32; 62; 90; 122) of a converter to a secondary voltage supplied to a secondary port (4; 34; 64; 92) of the converter, the converter further comprising a primary switching device (10; 38; 70; 98; 110) coupled in series with the primary port, and a
5 secondary switching device (20; 50; 80; 106) coupled in series with the secondary port, characterized in that the on-time of the primary switching device is controlled by the primary voltage.
2. A method as claimed in to claim 1, wherein the on-time of the primary
10 switching device (10; 38; 70; 98; 110) decreases when the primary voltage increases.
3. A method as claimed in to claim 1 or 2, wherein the on-time of the primary switching device (10; 38; 70; 98; 110) varies as a generally hyperbolic function as a function of the primary voltage.
15
4. A method as claimed in claim 1, wherein the secondary switching device (10;38;70;98;110) is controlled to reflect excessive power to the primary side.
5. A converter for converting a primary voltage supplied to a primary port (2; 32;
20 62; 90; 122) to a secondary voltage supplied to a secondary port (4; 34; 64; 92), the converter comprising a primary switching device (10; 38; 70; 98; 110) coupled in series with the primary port, a secondary switching device (20; 50; 80; 106) coupled in series with the secondary port, primary switching control means (12; 44; 72; 100) for controlling the switching of the primary switching device, and secondary switching control means (22; 52;
25 82; 108) for controlling the switching of the secondary switching device, characterized in that the primary switching control means is adapted to control the on-time of the primary switching device by the primary voltage.

6. A converter as claimed in claim 5, wherein the on-time of the primary switching device (10; 38; 70; 98; 110) decreases when the primary voltage increases.

7. A converter as claimed in claim 5 or 6, wherein the on-time of the primary switching device (10; 38; 70; 98; 110) varies as a generally hyperbolic function as a function of the primary voltage.

8. A converter as claimed in claim 5, wherein the primary switching device (10; 38; 70; 98; 110) and/or the secondary switching device (20; 50; 80; 106) comprises a MOSFET (110).

9. A converter as claimed in claim 5, comprising a transformer (96) with a primary winding (94) being connected in series with the primary port (2; 32; 62; 90; 122), and a secondary winding (102) being connected in series with the secondary port (4; 34; 64; 92).

10. A converter as claimed in claim 5, wherein the converter is a buck converter.

11. A converter as claimed in claim 5, wherein the converter is a boost converter.

12. A converter as claimed in claim 5, wherein the converter is a flyback converter.

13. A control circuit (12; 44; 72; 100) for controlling a primary switching device (10; 38; 70; 98; 110) coupled in series with a primary port (2; 32; 62; 90; 122) of a converter, the control circuit comprising:

a control input for inputting a control variable; and

a control output for driving the primary switching device,

characterized in that the control variable is a primary voltage applied at the primary port of the converter, the control circuit being adapted to control the on-time of the primary switching device through the control output on the basis of the primary voltage.

14. A display apparatus comprising a converter as claimed in claim 5.

1/3




FIG. 1




FIG. 2




FIG. 3

2/3




FIG. 4




FIG. 5




FIG. 9

3/3




FIG. 6




FIG. 7




FIG. 8

INTERNATIONAL SEARCH REPORT

Int'l Application No
PCT/EP 01/11970

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H02M3/335

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H02M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

| Category * | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|------------|---|-----------------------|
| X | EP 0 967 714 A (KONINKLIJKE PHILIPS ELECTRONICS N.V.) 29 December 1999 (1999-12-29) the whole document --- | 1-14 |
| X | US 5 220 492 A (DANIEL RUBIN ET AL.) 15 June 1993 (1993-06-15) abstract figures 2,4 column 4, line 18 - line 24 column 4, line 42 - column 5, line 6 column 6, line 23 - line 48 --- | 1-14 |
| X | US 5 745 351 A (CHRISTOPHE TAURAND) 28 April 1998 (1998-04-28) abstract figure 10 column 12, line 1 - line 24 --- -/- | 1 |

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- *&* document member of the same patent family

Date of the actual completion of the international search

18 February 2002

Date of mailing of the international search report

22/03/2002

Name and mailing address of the ISA
European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Lund, M

INTERNATIONAL SEARCH REPORT

Int. Patent Application No.

PCT/EP 01/11970

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

| Category * | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|------------|--|-----------------------|
| X | US 5 764 495 A (RICHARD A. FAULK) 9 June 1998 (1998-06-09) abstract --- | 1 |
| X | AT 399 432 B (SIEMENS) 26 May 1995 (1995-05-26) abstract figure 1 page 4, line 30 - line 35 figure 1 --- | 1 |
| A | DE 41 05 464 A (SIEMENS) 31 October 1991 (1991-10-31) abstract column 3, line 43 - line 65; figures 1,4 --- | 2,3,6,7 |
| A | PATENT ABSTRACTS OF JAPAN vol. 006, no. 140 (E-121), 29 July 1982 (1982-07-29) & JP 57 065266 A (FUJI ELECTRIC), 20 April 1982 (1982-04-20) abstract --- | 2,3,6,7 |
| A | PATENT ABSTRACTS OF JAPAN vol. 006, no. 259 (E-149), 17 December 1982 (1982-12-17) & JP 57 156668 A (SANKEN ELECTRIC), 28 September 1982 (1982-09-28) abstract --- | 2,3,6,7 |
| A | PATENT ABSTRACTS OF JAPAN vol. 012, no. 447 (E-685), 24 November 1988 (1988-11-24) & JP 63 174560 A (FUJITSU LTD), 19 July 1988 (1988-07-19) abstract --- | 2,3,6,7 |
| A | US 5 208 740 A (MEHRDAD EHSANI) 4 May 1993 (1993-05-04) abstract ----- | 10,11 |

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/EP 01/11970

| Patent document cited in search report | | Publication date | Patent family member(s) | Publication date |
|---|---|---------------------|----------------------------|---------------------|
| EP 967714 | A | 29-12-1999 | DE 19828038 A1 | 30-12-1999 |
| | | | EP 0967714 A2 | 29-12-1999 |
| | | | JP 2000037074 A | 02-02-2000 |
| | | | TW 437146 B | 28-05-2001 |
| | | | US 6084784 A | 04-07-2000 |
| US 5220492 | A | 15-06-1993 | AT 125080 T | 15-07-1995 |
| | | | CA 2014612 A1 | 26-06-1991 |
| | | | DE 69020873 D1 | 17-08-1995 |
| | | | DE 69020873 T2 | 04-04-1996 |
| | | | EP 0434889 A2 | 03-07-1991 |
| | | | JP 3215174 A | 20-09-1991 |
| US 5745351 | A | 28-04-1998 | FR 2729516 A1 | 19-07-1996 |
| | | | EP 0722211 A1 | 17-07-1996 |
| | | | JP 8275513 A | 18-10-1996 |
| US 5764495 | A | 09-06-1998 | US 5757627 A | 26-05-1998 |
| | | | US 5745358 A | 28-04-1998 |
| | | | US 5768118 A | 16-06-1998 |
| | | | US 5841641 A | 24-11-1998 |
| | | | US 5745359 A | 28-04-1998 |
| AT 399432 | B | 26-05-1995 | AT 175791 A | 15-09-1994 |
| DE 4105464 | A | 31-10-1991 | DE 4105464 A1 | 31-10-1991 |
| JP 57065266 | A | 20-04-1982 | NONE | |
| JP 57156668 | A | 28-09-1982 | NONE | |
| JP 63174560 | A | 19-07-1988 | JP 1859213 C | 27-07-1994 |
| | | | JP 5078270 B | 28-10-1993 |
| US 5208740 | A | 04-05-1993 | NONE | |